

very close to the programmed threshold, i.e. near the metastability point. The input-referred threshold versus control code is shown in Fig. 5. Performance is summarised in Table 1. No optimisation for noise was made, the input capacitance was kept low by sizing the input transistors to be only $2\times$ the minimum size, and the drain capacitances are only constituted of parasitics (to further reduce noise, a designer can choose to add additional capacitances to D_1 and D_2). For the nominal split-source comparator simulation (*SS-CMP Basic*), the control scheme for the two 8b step-down DACs is chosen, so that only one DAC will step down for any given code (Fig. 5). Note that for this coding scheme there will be a code-dependent common-mode voltage between the two source nodes, and thus code-dependent drain currents through the input pairs. Although there are downsides to this for certain applications, one benefit is that it leads to the shortest possible decision delay in the middle of the code range (e.g. the *MidCode* setting corresponding to zero threshold shift). However, as we can see in Table 1, at extremes of the code range (*MinCode*), the common mode is much lower due to the large programmed source shift, and the decision delay is consequently larger. If a common-mode invariant coding scheme were used, this code-dependent effect can be removed, but then the decision delay will be larger for all codes.




Fig. 4 Example transient operation of circuit in Fig. 3 for configuration near threshold




Fig. 5 Programmed threshold versus digital control code applied to Fig. 3

Table 1: Simulated performance for input 1 mV from threshold

	SS-CMP basic		SS-CMP boosted	
	± 568 mV		± 589 mV	
	MinCode	MidCode	MinCode	MidCode
Threshold shift (mV)	568	0	589	0
Decision delay (ps)	185	46	62	46
Energy per conv. (fJ)	27	12	36	12
Noise (input-ref.) (mV)	1.6	1.5	1.7	1.5

Considering this, it is possible to extend the tuning range and/or decrease the worst-case decision delay by synthesising initial source voltages above the supply. This source boosting can be achieved with some simple modifications to the DACs, so that certain sub-elements step-up the voltage when selected instead of stepping down. We also report in Table 1 one such boosting scheme, where the MSB-1 and MSB-2

capacitors are set to operate in step-up. Nothing else is changed with respect to the ‘SS-CMP Basic’ case. For approximately the same tuning range, the worst-case decision delay is significantly reduced. Although the voltage at nodes S_1 and S_2 will now exceed V_{DD} for certain codes, if we choose all the transistors connected to those nodes to be standard- V_T doped, we can typically go beyond the supply by up to 150 mV without significant sub-threshold leakage.

A number of more subtle second-order effects and design optimisations are worth mentioning. First, unlike the ideal batteries in Fig. 1, the capacitor ‘batteries’ of Fig. 3 can only source a finite amount of charge, and the voltages at S_1 and S_2 will begin to droop from their initial values as they source current to the drain nodes. It is, therefore, advisable that the value of C_{S1} and C_{S2} be several times larger than the capacitance at D_1 , D_2 such that this droop is minimised and speed and tuning range are not significantly impacted.

Second, ignoring parasitics, the source-shifting DAC can in theory synthesise any initial offsetting voltage between V_{DD} and V_{SS} at S_1 and S_2 . However, the lower end of this range is not useful since the input pair transistors cannot conduct. Thus, to minimise the required DAC resolution for a given precision target, the tuning range can be adjusted to span only the desired range by adding an extra fixed capacitance C_{FIX} to each side.

Third, for certain applications where there are only two clocking phases available [2, 3], the addition of the extra *shift* clocking phase can complicate implementation or add to the critical delay path. However, in many cases only the comparator’s decision delay is a part of the critical timing path [4]. In these situations, the extra phase is not a major concern or penalty.

Finally, from Fig. 5 note that the relation of V_{OS} ($S_1 - S_2$ shift in Fig. 5) to comparator threshold is not exactly one-to-one. This is primarily due to the very slightly different time that S_1 and S_2 connect and begin charging D_1 and D_2 , as can be seen in Fig. 4. It is caused by the asymmetric, offset-dependent gate-source voltages across the two switches that allow charging to begin. Although this results in $V_{OS} < V_{INp} - V_{INm}$, the relationship between programmed offset and comparator threshold remains first-order linear and performance is not negatively affected.

Conclusion: Capacitive source-voltage shifting is a versatile and broadly applicable technique for building wide-tuning range programmable threshold comparators. The proposed switched capacitor implementation enables low-power, fully dynamic, digitally controlled operation with small device sizes and minimal input capacitance. A variety of coding and switching approaches are possible when programming voltages with a charge-sharing DAC, and schemes such as source-boosting can be used to further increase speed.

© The Institution of Engineering and Technology 2018

Submitted: 2 July 2018 E-first: 2 November 2018

doi: 10.1049/el.2018.6121

One or more of the Figures in this Letter are available in colour online.

E. Martens, B. Hershberg and J. Craninckx (*Smart Electronics and Applications Division, IMEC, Leuven, Belgium*)

✉ E-mail: Ewout.Martens@imec.be

References

- Nuzzo, P., van der Plas, G., De Bernardinis, F., *et al.*: ‘A 10.6 mW/0.8 pJ power-scalable 1 GS/s 4b ADC in 0.18 μ m CMOS with 5.8 GHz ERBW’. ACM/IEEE Design Automation Conf., San Francisco, CA, USA, July 2006, pp. 873–878
- Nuzzo, P., Nani, C., Armiento, C., *et al.*: ‘A 6-Bit 50-MS/s threshold configuring SAR ADC in 90-nm digital CMOS’, *Trans. Circuits Syst. I, Regul. Pap.*, 2012, pp. 80–92
- Yoshioka, K., Shikata, A., Sekimoto, R., *et al.*: ‘A 0.0058 mm² 7.0 ENOB 24 MS/s 17 fJ/conv. threshold configuring SAR ADC with source-voltage shifting and interpolation technique’. Symp. VLSI Circuits, Kyoto, Japan, June 2013, pp. C266–C267
- van der Plas, G., and Verbruggen, B.: ‘A 150 MS/s 133 μ W 7 bit ADC in 90 nm digital CMOS’, *J. Solid-State Circuits*, 2008, **43**, (12), pp. 2631–2640
- Yoshioka, K., Shikata, A., Sekimoto, R., *et al.*: ‘An 8bit 0.35–0.8 V 0.5–30 MS/s 2bit/step SAR ADC with wide range threshold configuring comparator’. European Solid-State Circuits Conf., Bordeaux, France, September 2012, pp. 381–384